As the density of memories increases, unwanted interference between cells and the coupling noise between bit-lines become significant, requiring parallel testing. Testing high-density memories for a high degree of fault coverage requires either a relatively large number of test vectors or a significant amount of additional test circuitry. This paper proposes a new tiling method and an efficient built-in self-test (BIST) algorithm for neighborhood pattern-sensitive faults (NPSFs) and new neighborhood bit-line sensitive faults (NBLSFs). Instead of the conventional five-cell and nine-cell physical neighborhood layouts to test memory cells, a four-cell layout is utilized. This four-cell layout needs smaller test vectors, provides easier hardware implementation, and is more appropriate for both NPSFs and NBLSFs detection. A CMOS column decoder and the parallel comparator proposed by P. Mazumder are modified to implement the test procedure. Consequently, these reduce the number of transistors used for a BIST circuit. Also, we present algorithm properties such as the capability to detect stuck-at faults, transition faults, conventional pattern-sensitive faults, and neighborhood bit-line sensitive faults.
I. Introduction
Pattern-sensitive faults (PSFs) may be considered the most general case of k-coupling faults, for k = n, where n represents all cells in the memory. The PSF is defined as the susceptibility of the contents of a cell in a memory array to the contents of all other cells [1] - [3] . A group of cells that influence the base cell's behavior is called the neighborhood of the base cell. PSFs occur primarily due to the high component densities of RAMs and unwanted interference between closely packed lines and signals. Also, various physical fault mechanisms are responsible for PSFs, making it difficult to define the logical fault models. RAM testing for unrestricted PSFs would be very costly and impractical since it requires a test length of (3n 2 + 2n)2 n [3] - [4] .
Thus, the PSF models assume that interaction occurs only between the cells within a certain physical proximity. These are called physical neighborhood pattern-sensitive faults (NPSFs). PSF models are classified into active NPSFs (ANPSFs), passive NPSFs (PNPSFs), and static NPSFs (SNPSFs) [4] - [6] . Algorithms for RAM testing have been reported [7] . However, they are impractical because the test complexities of Type-1 and Type-2 neighborhoods, as shown in Fig. 1 , are O(n). Meanwhile, P. Mazumder introduced a parallel testing algorithm for PSFs whose test complexity is reduced to O( n ) by adding the extra circuits, 'parallel comparator' and 'error detector' [6] . Considering the interaction between cells only, Type-2 has better fault coverage than Type-1. In fact, the leakage is at maximum when the symmetrically located cells contain the same bit patterns, and thus a variant of the 4-cell neighborhood introduced in [6] can cover Type-2.
However, these algorithms focus on the interaction between cells and partially consider the coupling noise through the C g (gate capacitance), C BB (bit-line to bit-line coupling capacitance), C Pull-Down (capacitance of a pull-down circuit in memory elements), and C BW (bit-line to word-line coupling capacitance). Among these, C BB is the most critical parasitic capacitance that affects the cells in read/write operations. Mostly, conventional fault models can mask faults due to C BB . Therefore, it is difficult to consider maximum coupling noise in the test algorithms in the normal read/write operations of a memory. Hence, it mandates the usage of a parallel test.
The more neighborhood cells that are considered, the more the interaction between neighborhood cells can be known. On the other hand, the number of test patterns for PSFs detection is increased, and a longer test-time for memory cells is needed. The five-cell and nine-cell physical neighborhoods, which are typical tiling methods, need more test patterns than the four-cell physical neighborhood proposed in this paper and are not appropriate for testing bit-line coupling noise because of the redundant cells discussed in the last paragraph of section IV. By using the fourcell physical neighborhood, we show that both NPSFs and a neighborhood bit-line sensitive fault (NBLSF) can be detected with fewer neighborhood cells. Also, a built-in self test (BIST) circuit is proposed for parallel testing [8] , [9] . Using the four-cell physical neighborhood provides a number of advantages, such as easier hardware implementation and smaller overhead. Also, the proposed method utilizes parallel testing, which is very useful for testing bit-line coupling noise. In order to test exact NBLSFs, the decoding time to access all cells should be constant and fast enough to maximize the bit-line coupling noise. This work shares and modifies the basic building blocks, such as a CMOS column decoder, a parallel comparator, and an error detector, which were originally proposed by P. Mazumder [6] , due to their easy controllability and the reduced number of transistors for BIST circuits. Its detailed structure and discussion will be given in section VI. Figure 1 shows the four-cell and five-cell physical neighborhoods. These two types have inappropriate structures to test NBLSFs because cells 2 and 4 in Fig. 1(a) , and cells 2, 4, 5, 6, 7, and 8 in Fig. 1(b) are connected to the same bit-lines. Meanwhile, the proposed type, shown in Fig. 2 , has only one redundant cell 4 that exists for NPSFs testing.
II. Memory Array Tiling
Since every cell in the k-cell neighborhood is assigned an integer number from 0 to k-1, every cell in the memory will be marked with numbers from 0 to k-1 and be a base cell. Thus, the four-cell neighborhood shown in Fig. 2 indicates the reduction of cells and test patterns. All possible tiling groups include a specific cell (C i,j ) and form a new effective physical size of the neighborhood, which is called neighborhood effective size [6] . Figure 3 shows the neighborhood effective sizes of Type-1 and Type-2. Figure 4 illustrates the procedure for the four-cell tiling neighborhood marking with a fixed pattern that is assigned to every cell. The sum of each dark part is shown more clearly in Fig.  5 . The cell number assignment in the memory is divided into two groups, as shown in Fig. 4 . In one group (A or B), neighborhood cells of a tiling group are independent of those of other groups in different row addresses, i.e., no interference. This can be simply solved by assigning a cell number, as shown in group B of Fig. 4 . Every cell labeled as 1, 2, 3, or 4 can be a base cell, and therefore each group has 4 subgroups according to four base cells. Now the specific cell (C i,j ) in the memory can be tiled in C i,
This neighborhood effective size, shown in Fig. 5 , is the same as that of Type-1 neighborhoods, indicating that both types have the same size such that a certain cell of a four-cell layout or five-cell layout can be tiled.
The fault coverage for PSFs is generally related with the used pattern size, which is determined by the number of neighborhood cells. However, a cell can be influenced by all the cells in the neighborhood effective size, which is determined by the tiling method of the used pattern [6] . In other words, the fault coverage cannot be justified by the pattern size only. The pattern size of a four-cell layout is smaller then that of a five-cell layout, but the neighborhood effective size of a four-cell layout is the Type-2 1  2  3  4  1  2  3  4   1  2  3  4  1  2  3  4   3  4  1  2  3  4  1  2   3  4  1  2  3  4  1  2   1  2  3  4  1  2  3  4   1  2  3  4  1  2  3  4   3  4  1  2  3  4  1  2   3  4  1  2  3  4  1  2   1  2  3  4  1  2  3  4   1  2  3  4  1  2  3  4   3  4  1  2  3  4  1  2   3  4  1  2  3  4  1  2   1  2  3  4  1  2  3  4   1  2  3  4  1  2  3  4   3  4  1  2  3  4  1  2   3  4  1  2  3  4  1  2 Fig. 4. Procedures for a four-cell tiling neighborhood marking with a fixed pattern assigned to every tile.
same with that of a five-cell layout by the proposed tiling method.
III. Pattern Sensitive Faults
The NPSFs are often classified into the following three categories:
• ANPSF (Active NPSF) in which a base cell changes its contents as a result of changes in the pattern of the neighborhood cells. Uses an Eulerian sequence.
• PNPSF (Passive NPSF) in which the contents of a base cell cannot be changed due to the influence of an existing pattern in the neighborhood cells. Uses an Eulerian sequence.
• SNPSF (Static NPSF) in which the contents of a base cell are forced to be a certain value by the contents of an existing pattern in the neighborhood cells. Uses a k-bit Hamiltonian sequence.
A general approach to test base cells for ANPSF and PNPSF is either to sensitize any fault using an appropriate neighborhood pattern, or to read the state of a base cell after each sensitizing pattern to detect any fault. The number of patterns needed to sensitize all the ANPSFs for a neighborhood of size k is given by The sum of all ANPSFs and PNPSFs is given by This algorithm is based on the assumption that the memory array's physical and logical neighborhoods are identical, and also on the assumption of the bit-oriented memory NPSFs detection. Every cell can become a base cell by an Eulerian sequence. Sixty-four test patterns generated by a test pattern generator (TPG) are repeated, and thus 128 test patterns are ultimately loaded to the memory cells.
SNPSFs Detection
To sensitize all the SNPSFs, all possible states of the cells in the tiling neighborhood should be written and read. This can be realized by steps 3 and 4 of the test procedure in Fig. 6 . The number of SNPs is given by 4 ×2 k (number of base cells × SNPs). Table 2 shows the SNPs with respect to test patterns when all the base cells are considered.
PNPSFs Detection
Each PNP contains exactly one transition write operation (0→1(↑), 1→0(↓)), and the number of the PNFs is given by 4×2 k (number of base cells × PNPs). Table 3 shows the PNPs with respect to 64 test patterns when all the base cells are considered.
ANPSFs Detection
The number needed to sensitize all the ANPSFs is given by (k-1)×2 k per base cell. Each active neighborhood pattern (ANP) has exactly one transition write operation. Table 4 shows the ANPs with respect to four base cells. This test procedure sensitizes all the NPSFs and is done with the four-cell layout, where the memory is totally covered by a group of neighborhoods that do not overlap. As read and write operations with patterns are performed in steps 3 and 4 in Fig. 6 , respectively, the algorithm can detect not only stuck-at faults, transition faults, PNPSFs, and SNPSFs, but also ANPSFs. A stuck-open fault indicates that a cell cannot be accessed because of an open word Test procedure for detecting NPSFs is as follows.
Step 1: Initialize memory cells with "0"
Step 2:
Step 3 TP#22 -TP#23  TP#1 -TP#2  TP#5 -TP#6  TP#30 -TP#31  TP#12 -TP#13  TP#16 -TP#17  TP#44 -TP#45  TP#9 - TP#63 -TP#64  TP#2 -TP#3  TP#40 -TP#41  TP#51 -TP#52  TP#20 -TP#21  TP#55 -TP#56  TP#59 -TP#60  TP#10 -TP#11 Label 3 , TP#62-63  TP#50-51, TP#33-34  TP#4-5, TP#41-42  TP#47-48, TP#48-49  TP#58-59, TP#37-38  TP#35-36, TP#54-55  TP#43-44, TP#12- , TP#38-39  TP#34-35, TP#17-18  TP#42-43, TP#21-22  TP#23-24, TP#46-47  TP#8-9, TP#29-30  TP#31-32, TP#32-33  TP#27-28, TP#60-61  TP#52-53, TP#25-26 line. When a read operation is performed on a cell, the differential sense amplifier has to sense a voltage difference between the bit lines of the cell. In the case of a stuck-open fault, both bit lines will have the same voltage.
IV. Neighborhood Bit-Line Sensitive Faults (NBLSF) Figure 7 (a) shows representative coupling capacitors in the memory array [10] . These capacitors appear between neighbor elements as parasitic capacitance, causing noise. Even though they cannot change the data of a cell, they can delay write/read operations of memory cells. If a word-line is fed with high voltage (5 to 7 V), bit-lines across the word-line raise the voltage level to 100 to 250 mV by the C BW (bit-line to wordline coupling capacitance). This unexpected voltage can be mostly eliminated by the folded bit-lines, as shown in Fig. 7(b) . TP#64-1  TP#2-3, TP#49-50  TP#40-41, TP#61-62  TP#51-52, TP#6-7  TP#20-21, TP#57-58  TP#55-56, TP#14- TP#1-2, TP#3-4  TP#22-23, TP#18-19  TP#5-6, TP#26-27  TP#30-31, TP#7-8  TP#12-13, TP#56-57  TP#16-17, TP#15- TP#1-2, TP#3-4  TP#22-23, TP#18-19  TP#5-6, TP#26-27  TP#30-31, TP#7-8  TP#12-13, TP#56-57  TP#16-17, TP#15-16  TP#44-45, TP#11-12 TP#9-10, TP#36-37 TP#3-4  TP#22-23, TP#18-19  TP#5-6, TP#26-27  TP#30-31, TP#7-8  TP#12-13, TP#56-57  TP#16-17, TP#15-16  TP#44-45, TP#11-12  TP#9-10, TP#36- , TP#38-39  TP#34-35, TP#17-18  TP#42-43, TP#21-22  TP#23-24, TP#46-47  TP#8-9, TP#29-30  TP#31-32, TP#32-33  TP#27-28, TP#60- , TP#64-1  TP#2-3, TP#49-50  TP#40-41, TP#61-62  TP#51-52, TP#6-7  TP#20-21, TP#57-58  TP#55-56, TP#14-15  TP#59-60, TP#28- It is typically utilized in high-density memories. Yet, there are noise factors due to the difference between the coupling capacitances of B n and /B n . The coupling capacitance of bitlines connected to cells is given by C g (gate capacitance) + C BW, which is larger than that of the bit-lines not connected to cells. As a memory is highly dense, the crosstalk between bit-lines is tremendously increased by C BB (bit-line to bit-line coupling capacitance) during read/write operations. The crosstalk occurs during charge sharing and sense amplification and reaches its maximum when the values of the bit-lines are complement and its minimum when the values of neighborhood bit-lines are equal. The crosstalk is considerably reduced by twisting bitlines with similar mechanisms such as coaxial cables. However, the data of a cell may be changeable. Hence, C BB becomes one of the most important factors to delay the response for valid memory operations. Figure 8 shows the C BB between bit-lines and the timing diagram for normal read operations. It is seen that C g , C BB , C Pull-Down (capacitance of a pull-down circuit in memory elements), and C BW affect charge sharing, and that C B (bit-line capacitance), C BB , and C BW affect amplification. C BW has little effect on neighbor bit-lines, since it can be mostly removed by using the folded bit-lines and since a high-density memory indicates the minimum distance between bit-lines, rather than between word-lines and bit-lines. Meanwhile, C BB sharply increases as the distance between neighbor bit-lines decreases. Thus, crosstalk, voltage-drop, and voltage-rise are expected to occur in each neighbor bit-line. As a consequence, they affect the data of cells especially during high-speed read/write operations.
A parallel test is utilized in order to maximize the unexpected effects. It is satisfactory for both a high-speed test and the maximum possibility to cause faults based on NPSF. During write/read operations, charge sharing always occurs. 
where C C (cell-capacitance) and C B are 30 to 40 fF and 250 to 300 fF, respectively. Since C B is 7 times larger than C C at maximum, the above equations can be given by
Considering the coupling capacitance, C B should be replaced by (C B +C BB ) in (4) C i,j is activated by the read/write operations of C i-1,j connected to /B i-1 and C i+1,j connected to B i+1 . This is the main factor to determine tiling shape. Every neighborhood cell connected to the same bit-line is not necessary to test faults caused by neighborhood bit-lines. However, every cell in the same wordline must be tested by proper test patterns in parallel in order to consider coupling noise by neighbor bit-lines. Figure 9 shows the condition of minimum coupling noise between adjacent bit-lines, of which the values are the same but the data of cells in the same word-lines are opposite one another. This implies that the simultaneous consideration of both maximum leakage currents between cells and maximum coupling noise by adjacent bit-lines are not feasible. Thus, it mandates an effective tiling and parallel testing method appropriate for both NPSF and NBLSF detection. Figure 10 shows that the crosstalk between bit-lines is maximized just after refresh operations, when the data values of adjacent bit-lines are opposite each other. On this condition, frequency characteristics become worse. In the refresh mode, C i,j are well affected by both /B i-1 and B i+1 . According to the refresh time and coupling noise, C i,j voltage may not go up to V DD or down to V SS . That is, the cell charge does not reach the expected value. The cell in the following read operation is also under the coupling noise because of the leftover voltage of neighborhood bit-lines; therefore, |∆V H, L | becomes smaller during charge sharing. Consequently, the sense amplifier cannot amplify |∆V H, L | in the proper time period, which means the cell is not accessed for some time. This kind of fault is classified as a data retention fault. Also, data inversion may be expected because of severe coupling noise and a small amount of charge leaking away from the cell. To test faults using the coupling noise of bit-lines, write operations must be implemented in parallel to test NBLSFs, such as the phenomenon after a refresh operation. Read/write operations to test NPSFs have a period of n , whereas the period of read/write operations for NBLSFs detection is "1". The change of base cells should be checked after every write operation. The NBLSFs can be classified into the following two categories: Fig. 10 . Maximum coupling noise.
• ANBLSF (Active NBLSF) in which the base cell changes its contents as a result of changes in the neighborhood bitlines. Uses an Eulerian sequence.
• PNBLSF (Passive NBLSF) in which the contents of the base cell cannot be changed due to the influence of an existing coupling noise in the neighborhood bit-lines. Uses an Eulerian sequence.
To sensitize all NBLSFs, read operations must follow write operations with a constant decoding time. As the same parallel testing method is used, one of the four cells marked with a fixed pattern is not utilized. This cell is always independent of the other three cells of one tiling group. Figure 11 shows the cells to be considered per test pattern. As the labeling period is four, the interference between the same labeled cells does not occur when read/write operations are implemented. Furthermore, it provides convenience for hardware implementation. For example, a bitline decoder in the memory can also be used as a label selector by adding one more transistor every four bit-lines. Figure 11 also shows that the number of cells considered for NBLSFs detection is three. In the case when five-cell and nine-cell layouts are used, there are two and six redundant cells, respectively. However, the four-cell layout has only one redundant cell and is therefore more useful for NBLSFs detection.
V. Algorithm for NBLSF Detection
The number of test patterns for PNBLSF and ANBLSF detection are calculated by 2 k-1 and (k-2)×2
k-1 , respectively, and Test procedure in detail for NBLSFs is as follows.
Step Table 5 shows all of the PNPs for PNBLSF detection.
Active Neighborhood Bit-Line Sensitive Fault Detection
ANBLSF detection is the same as for ANPSFs, except for the test procedure where a write operation must be directly followed by a read operation. The number of ANPs for ANPSF detection is given by (k-2) 2 k-1 per one base cell. Table 6 shows all of the ANPs for ANBLSFs detection.
As a four-cell physical layout is used, the number of test patterns required for the PNBLSF detection of Table 5 and the ANBLSF detection of Table 6 is 60. However, 64 test patterns are used for convenient testing despite being a small increase in the number of test patterns.
Sense Amplification Recovery Fault Detection
Sense amplifier recovery is a fault where the sense amplifiers get saturated after reading or writing a long string of bits of the same value (0/1); after reading such a long string from the same column, a memory with faulty (slow) sense amplifiers will not be fast enough to read the opposite value [4] . A test procedure for this fault is simply implemented by parallel testing. Table 7 shows the fault detection scheme. The test complexity is given by 
Address Faults Detection
An address decoder is a combination circuit that selects a unique RAM cell for each given RAM address. Assuming that a faulty address decoder does not become sequential in its operation, a faulty address decoder behaves in one of two ways [11] : i) No-access: the decoder will not access the addressed cell.
It may access non-addressed cell(s). ii) Multiple-access: the decoder will access multiple cells, including the addressed cell.
In the case of no-access, the cell contains either an SA0 or SA1 fault. In the case of multiple-access, the fault is a RAMmatrix coupling fault between different cells. In other words, decoder faults manifest themselves as RAM-matrix faults, which cannot be tested by using conventional algorithms, e.g., Table 5 . PNPs for PNBLSF detection. Table 6 . ANPs for ANBLSF detection.
Base cell
ANPs Test patterns Base cell ANPs Test patterns
TP#63-64, TP#64-1 TP#2-3, TP#49-50 TP#20-21, TP#57-58 TP#55-56, TP#14-15 TP#38-39  TP#34-35, TP#17-18  TP#42-43, TP#21-22  TP#23-24, TP#46-47 Label 2 TP#62-63  TP#50-51, TP#33-34  TP#4-5, TP#41-42  TP#47-48, TP#48-49   Base cell  ANPs  Test patterns  Base cell  ANPs  Test patterns   0  0  -x  0  1  -x  1  0  -x  1  1  -x   TP#63-64, TP#64-1  TP#40-41, TP#61-62  TP#20-21, TP#57-58  TP#59-60, TP#28-29   0  0  x  -0  1  x  -1  0  x  -1  1  x  -TP#1-2, TP#18-19  TP#30-31, TP#7-8  TP#16-17, TP#15-16  TP#9-10, TP#36-37  Label 3  -0  0  x  -0  1  x  -1  0  x  -1  1  x   TP#19-20, TP#38-39  TP#42-43, TP#21-22  TP#8-9, TP#29-30  TP#27-28, TP#60-61   Label 4  0  -x  0  0  -x  1  1  -x  0  1  -x  1   TP#39-40, TP#62-63  TP#50-51, TP#33-34  TP#58-59, TP#37-38  TP#35-36, TP#54-55 note: 'x' means 'don't use.' Table 7 . S/A recovery fault detection scheme. 
Row address decoder
Column address decoder
Row address decoder test
Column address decoder test
VI. Bist Architecture
Read and write operations are generally performed when the row address strobe (RAS) signal is driven low, prior to the time when the column address strobe (CAS) signal is driven low. On the contrary, the time to start testing the memory is when the CAS signal is driven low, prior to the RAS signal, as shown in Fig. 15 . Here, it is assumed that memories do not use the CAS before RAS for other purposes, such as in auto-refresh mode. Figure 16 shows a functional unit, a test pattern generator (TPG). It generates 64 test patterns using an Eulerian sequence. Size 4 × 16 test patterns can be simply made by using a 4-bit gray code. For example, when C0 = 1 and C1 = C2 = C3 = 0, the first 16 patterns are generated, then B3 = G3, B2 = G2, B1 = G1, and B0 = G0. The patterns are provided through the data input pins. Figure 17 shows the architecture and circuit diagram of the modified decoder, where an NMOS transistor is added per four bit-lines. The NMOS transistors are controlled by signal φ 4 every fourth bit-line. In the normal mode, φ 4 is '0', whereas φ 4 is '1' in the test mode. When E a transistors are ON, A 2 , A 3 ,…, A n-1 are useless. Therefore, the final output of the modified 
Modified Decoder Circuit
) controller sequence of outputs : 3 C - 0 (C 3 G × 3 C + 2 G × 2 C + 1 G × 1 C + 0 G × 0 C = 0 B 0 G × 3 C + 3 G × 2 C + 2 G × 1 C + 1 G × 0 C = 1 B 1 G × 3 C + 0 G × 2 C + 3 G × 1 C + 2 G × 0 C = 2 B 2 G × 3 C + 1 G × 2 C + 0 G × 1 C + 3 G 0 C = 3 B ×
4×16 test patterns=64 test patterns
decoder is determined by A 0 and A 1 . Address bits except A 0 and A 1 are decoded, and during phase φ 4 , E a (a = 0,1,…,(n/4-1), transistors can force the decoded logic value of A 2 A 3 ,…,and A n-1 to be driven by "0". Bits A 1 and A 0 of the address bits make it possible to select the cell numbered "k" (k∈{0,1,2,3}), concurrently. In consequence, the modified decoder can simultaneously read and write the selected data to all of the same labels. It should be noted that only the bit-line decoder is modified to allow multiple access of cells on the selected wordline. As the sense amplifier driver size is increased, it consumes more power. Also, due to the large gate capacitance, the sense amplifier slew rate decreases. Figure 18 shows the modified 'parallel comparator and error detector', where the inputs are even and odd bits. It shares the basic configuration of the circuits in [6] . However, we modify them to compare the contents of the same labeled in parallel. During phase φ 1 , transistors P 1 to P m-1 and T 1 to T m-1 are precharged. During phase φ 2 , the output of the coincidence detector is connected to the error amplifier through S 3 . During phase φ 3 , the error latch output is ERROR = 1, when S 1 and S 2 still remain cut-off, and the selected bit lines are not identical. If the bit lines are all '1s', S 1 conducts and S 2 remains cut-off. If the bit lines are all '0s', S 1 remains cut-off and S 2 conducts. Figure 19 shows the BIST scheme in the memory structure. The test mode is set by the test enable circuit (the test enable unit shown in Fig. 15 ) when the CAS signal is driven low, prior to the RAS signal. Then, the TPG starts to generate patterns. The logic values selected are written and read to the selected cells in parallel by the modified decoder, which is shown in Fig. 17 . If the contents of all the same labeled cells are not identical, the parallel comparator and error detector output becomes ERROR = "1".
Parallel Comparator and Error Detector
The same algorithm is used to compare the four-cell layout with Type-1 and Type-2 neighborhoods. Table 8 shows that the four-cell layout has lower complexity than Type-1 and Type-2 neighborhoods and also requires fewer test patterns. The numbers of Type-1 and Type-2 are odd, whereas that of the proposed type is even. This proves a degree of simplicity to implement proper hardware for parallel testing. Table 9 describes the comparison of extra hardware. The parallel comparator consists of 1.5b + 12 transistors and the extra hardware in the modified decoder is b/4 transistors. Thus, the overall extra hardware is only 1.75b + 12. ........................ Table 9 . Comparison of extra hardware. P. Mazumder [6] This work
Transistors for parallel comparator 2b+12 1.5b+12
Transistors added to modified decoder 2log2b b/4
note: b is the number of bit lines
VII. Conclusions
A novel method called a 'four-cell physical neighborhood' has been proposed, which enables testing and considering NPSFs and NBLSFs in parallel. The method requires fewer test patterns and less test time than Type-1 and Type-2 neighborhoods. Additional circuits, i.e., a parallel comparator and an error detector are almost the same as those of P. Mazumder's. The proposed four-cell layout facilitates hardware implementation, requiring fewer transistors. Therefore, the overall chip area expansion becomes certainly less than 0.4% [6] . As the density of a memory increases, coupling noise between bit-lines as well as interference between cells sharply increases. Most conventional test algorithms mask such coupling noise.
In order to achieve higher fault coverage including faults by bit-line coupling noise, we have also proposed a new fault model for bit-line coupling noise and a method to test them. Also, the proposed type and the BIST circuit are verified to be appropriate structures for testing NBLSFs. The test complexity is n 256 (non-transition & transition). The proposed tiling shape gives convenience to test S/A (sense amplifier) recovery faults whose test complexity is 32 n 16
+ . In addition, imbalance faults of bit-lines can be easily tested with the proposed tiling shape whose test complexity becomes O( n ). This new tiling method is more effective than conventional ones in test time and overhead. 
